Logic-timing simulation and the degradation delay model /
Saved in:
Main Author: | Bellido, Manuel J., 1964- |
---|---|
Other Authors: | Juan Chico, Jorge., Valencia, Manuel. |
Format: | Book |
Language: | English |
Published: |
London :
Imperial College Press,
c2006.
|
Subjects: | |
Online Access: | Table of contents only |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Silicon VLSI technology : fundamentals, practice, and modeling /
by: Plummer, James D.
Published: (2000) -
Electromigration in ULSI Interconnections /
by: Tan, Cher Ming, 1959-
Published: (2010) -
Understanding semiconductor devices /
by: Dimitrijev, Sima, 1958-
Published: (2000) -
Analysis and design of analog integrated circuits /
by: Gray, Paul R.
Published: (2009) -
Circuit analysis /
by: Whitehouse, John E.
Published: (1997)